

(12) UK Patent Application (19) GB (11) 2 345 793 (13) A

(43) Date of A Publication 19.07.2000

(21) Application No 0000739.3

(22) Date of Filing 13.01.2000

(30) Priority Data

(31) 60115762

(32) 13.01.1999

(33) US

(31) 09250500

(32) 16.02.1999

(71) Applicant(s)

Lucent Technologies Inc

(Incorporated in USA - Delaware)

600 Mountain Avenue, Murray Hill,

New Jersey 07974-0636, United States of America

(72) Inventor(s)

Larry Bruce Fritzinger

Nace Layadi

Sailesh Mansinh Merchant

Pradip Kumar Roy

(74) Agent and/or Address for Service

K G Johnston

Lucent Technologies UK, Limited, 5 Mornington Road,

WOODFORD GREEN, Essex, IG8 0TU,

United Kingdom

(51) INT CL<sup>7</sup>

H01L 21/02

(52) UK CL (Edition R )

H1K KFLT K1FL K4C11 K4C14 K4C2U K4H3A K4H3X  
K9B1 K9B1A

(56) Documents Cited

EP 0872880 A2

Applied Physics Letters, Vol. 74 no. 24, June 1999,  
pages 3705 to 3707

(58) Field of Search

UK CL (Edition R ) H1K KFLT KFLX  
INT CL<sup>7</sup> H01L 21/02 21/334 21/8242

Online: EPODOC, JAPIO, WPI


(54) Abstract Title

Capacitor for an integrated circuit with protective electrode layer

(57) A capacitor for an integrated circuit, eg a DRAM comprises a conductive plug 7 with sidewalls formed from layers of TiN and or Ti, 3, 5. An electrode material 9 which does not comprise Ti or TiN is coated over the conductive plug 7, prior to the formation of the dielectric layer 11 and the upper electrode 13.

Preferably, the electrode material 9 comprises tungsten, and the dielectric layer 11 is tantalum pentoxide. The arrangement eliminates contact between the dielectric 11 and the titanium containing layers 5, 3 resulting in a lower leakage current for the device.

FIG. 9



GB 2 345 793 A

1/3

FIG. 1




FIG. 2





FIG. 3



2/3

FIG. 4




FIG. 5





FIG. 6



3/3

FIG. 7




FIG. 8





FIG. 9



## A CAPACITOR FOR AN INTEGRATED CIRCUIT

### FIELD OF THE INVENTION

The present invention is directed, in general, to integrated circuits and, more specifically,  
5 to an integrated circuit that includes a capacitor.

### BACKGROUND OF THE INVENTION

Integrated circuits in general, and CMOS devices in particular, have continued to gain wide spread usage as user demands for increased functionality and enhanced benefits continue to increase. In order to meet this demand, the integrated circuit industry continues to decrease the  
10 feature size of circuit structures in order to place more circuits in the same size integrated circuit area thereby continuously increasing the packing density for a given chip size. Over the last several years, structures have evolved from 1.2 micron gate areas (1 Mbit capacity) in the past, down to gate structure areas of 0.25 microns (1 Gbit capacity) and are expected to become even smaller in the near future.

15 For example, the ever-increasing demand for computer memory to facilitate calculations and data storage has fostered intense development efforts in the area of Dynamic Random Access Memory (DRAM), and especially embedded DRAM. The DRAM is generally a collection of transistor devices with each having an integrated circuit capacitor typically connected to its source electrode thereby forming a memory cell. This collection of memory cells is then  
20 arranged into a memory structure using a word line and a bit line to address each memory cell. This integrated capacitor may store an electrical charge to represent a binary "1" or store no electrical charge for a binary "0" as instructed by the word and bit control lines.

Construction of these memory capacitors consists of using typically a tungsten (W) plug electrode structure for 0.25 micron technology connected to the source of the transistor, which

then supports a dielectric material, such as tantalum pentoxide ( $Ta_2O_5$ ), and then a top electrode, in sequence. There are many other uses for these capacitors in integrated circuits.

As the size technology of CMOS devices continues to shrink, the structure for a given memory size or circuit capability also shrinks as noted above. For example, the bond pads, which allow the integrated circuit to connect to external circuitry, cannot continue to shrink indefinitely. Currently, an integrated circuit package may have about 200 bond pads that are 50 microns by 50 microns in size. Shrinking topology coupled with this bond pad lower size limitation results in an excess of empty space around the bond pads. This allows for the inclusion of additional embedded memory around the bond pads. The use of higher dielectric constant oxides such as tantalum pentoxide as substitutes for silicon dioxide have allowed smaller structures still.

In an attempt to add the above-mentioned memory in certain conventional CMOS technologies, some manufacturers have partially etched back the material surrounding the plug to allow access to a portion of the area of the sidewalls in order to use the sidewalls of the plug to add to the capacitance per unit area. The capacitor dielectric then covers both the top of the plug, which is usually bare tungsten, and the sidewalls of the plug, which are usually titanium nitride (TiN). However, it has been observed that when this is done in conjunction with tantalum pentoxide being used as the dielectric, undesirable leakage current increases not in proportion to the area of the plug (a factor of two or three), but by two or three orders of magnitude. Accordingly, what is needed is a reduced feature size capacitor which overcomes the leakage current problems and other problems of the prior art.

#### SUMMARY OF THE INVENTION

The present invention provides a capacitor comprising a conductive plug comprising a top surface and exposed sidewalls, wherein the sidewalls comprise a layer selected from the group consisting of titanium (Ti) and titanium nitride, and an electrode material layer over the conductive plug sidewalls, wherein the layer of electrode material is not titanium nor titanium

nitride.

## BRIEF DESCRIPTION OF THE DRAWINGS

The invention is best understood from the following detailed description when read in connection with the accompanying drawing. It is emphasized that, according to common practice in the semiconductor industry, the various features of the drawing are not to scale. On the contrary, the dimensions of the various features are arbitrarily expanded or reduced for clarity. Figs. 1-9 show a cross-sectional view of an integrated circuit during various steps in accordance with an embodiment of the invention.

## DETAILED DESCRIPTION

Referring initially to FIGURE 1, illustrated is a substrate 1 having a trench 2 formed therein. Figure 2 shows a titanium layer 3, optional but preferred, formed in the trench and over the substrate, while Figure 3 shows a titanium nitride layer 5 being formed over the titanium layer 3. Figure 4 shows the forming of an electrical conductor 7 like tungsten in the trench 2. The surface of the substrate 1 is shown after planarizing in Figure 5. Note that the conductor 7 is now in the form of a plug having titanium nitride sidewalls 5. Figure 6 shows that after patterning of the substrate, usually by photolithographic means (photoresist, mask and etch), the titanium nitride 5 sidewalls of the conductive 7 plug are now exposed.<sup>7</sup> If a conventional MOM capacitor were to be made, processing would continue at this point with the deposition of a dielectric like tantalum pentoxide and a second electrode. Instead, Figure 7 shows that an electrode material layer 9 that is not titanium nitride, but rather is tungsten or a tungsten-like material such as tungsten nitride, tungsten silicide or tungsten silicide nitride is deposited over the conductor 7, the titanium 3 and the titanium nitride 5. Figure 8 shows that after patterning, the electrode material layer 9 is encapsulating the titanium layer 3 and especially the titanium nitride 5 layer of the plug. In this way titanium nitride 5 is prevented from contacting any subsequently applied tantalum pentoxide to reduce leakage current. Figure 9 shows a built up

MOM capacitor with electrode material layer 9, tantalum pentoxide dielectric 11 and a second electrode 13. Note that the titanium nitride layer 5 does not contact the tantalum pentoxide layer 11, but the structure has the desirable surface area increase, resulting from the patterning of the substrate, that allows an increase in capacitance per unit area.

5 It is not completely understood why tantalum pentoxide in contact with titanium nitride, as opposed to bare tungsten, has such a high leakage current. It is believed that titanium nitride reacts with tantalum pentoxide to form titanium suboxides, which are resistive. Alternatively, or in addition, the use of titanium nitride in conjunction with tantalum pentoxide and an underlying Ti layer getters the oxygen from the tantalum pentoxide via diffusion through the barrier, thus reducing the tantalum pentoxide to elemental Ta, creating electrical leakage paths or shorts. This results in general circuit performance degradation or failure.

10 15 The substrate will generally be a semiconductor such as silicon, preferably a dielectric such as silicon dioxide or both. In a typical embedded DRAM application the conductive plug 7 will be surrounded by dielectric and the bottom of the conductive plug 7 will contact the top of a transistor structure (not shown) in silicon.

Formation of the trench 2 is by conventional patterning such as by photoresist, masking and etching. A "trench" is generally a feature that does not extend all the way through a substrate, but a "trench" is not necessarily elongated and a trench may be round. However as used herein "trench", for simplicity, also encompasses a "via", which provides electrical communication between two layers, but a via need not be round. In the context of this invention, a trench can extend partially or fully through the substrate to form a via.

20 Formation of the titanium layer 3 and the titanium nitride layer 5 may be done by conventional physical vapor deposition (PVD) or chemical vapor deposition (CVD).

25 The conductive material 7 used to form the plug is preferably tungsten, but alternative materials include aluminum, aluminum alloys such as aluminum copper and aluminum silicon, copper, doped polysilicon and the like and these may be deposited by conventional PVD, CVD, electroless and electrolytic plating and the like. Note that when the conductive plug 7 is W, the

layer 5 on the W will be TiN and over the TiN will be an optional but preferred Ti layer 3. However, when the conductive plug is aluminum, the adhesion and barrier layers will usually be Ti/TiN/Ti or Ti.

The electrode material layer 9 is an electrical conductor that is not titanium or titanium nitride. Preferred materials include tungsten, tungsten nitride, tungsten silicide, tungsten silicide nitride and combinations thereof. Tungsten may be put down as thin as about 50 to about 100 nm by conventional PVD or CVD. Tungsten nitride, tungsten silicide and tungsten silicide nitride may be put down as thin as about 10 to about 20 nm. They are preferred to tungsten, as they may be put down thinner. Embodiments of capacitor bottom electrode stack-ups of the present invention include W (or aluminum, aluminum alloys, doped polysilicon) plug 7/ TiN as layer 3 and optional Ti as layer 5 or Ti/TiN/Ti or Ti when the plug 7 is Al/ W or WN or WSiN or WSi or combinations as layer 9. Final capacitors would further comprise  $Ta_2O_5$  as dielectric layer 11 or other titanium nitride reactive or reducible dielectric and Al, W, doped polysilicon or other electrical conductor as a top electrode 13.

In an advantageous embodiment, the electrode material layer 9 may be deposited to a thickness of about 10 nm to about 100 nm at a temperature ranging from about 150°C to about 400°C, under a pressure ranging from about 2 milliTorr to about 6 milliTorr. The deposition of the electrode material layer 9 may be accomplished by physical vapor deposition at a power ranging from about 1 to about 12 kilowatts. If tungsten nitride or tungsten nitride silicide is used to form layer 9, this can be done by reactive sputtering of tungsten or tungsten silicide in nitrogen. The tungsten silicide and tungsten nitride may be deposited as a functionally gradient material, wherein the nitrogen and silicon content are made to deliberately vary smoothly within the film thickness. The dielectric layer 11 is then formed using tantalum pentoxide by conventional deposition processes. Finally, aluminum, W, doped polysilicon or other conductor forms layer 13, which is used to make electrical connection to the rest of the embedded DRAM circuit and as a second electrode.

Note that the deposition of tungsten nitride and tungsten silicide nitride may also be

accomplished by chemical vapor deposition (CVD). Tungsten nitride is typically applied using WF<sub>6</sub> and ammonia (NH<sub>3</sub>) as precursors, while Si<sub>2</sub>H<sub>6</sub> is added to the mix to make tungsten silicide nitride. However, the present invention is preferably done in the absence of ammonia, which generates hydrogen. While not wishing to be held to any theory, it is believed that the hydrogen reduces the tantalum pentoxide. Nitrogen trifluoride should be used instead of ammonia as a nitrogen source when using CVD.

The dielectric layer 11 may be made of a titanium or titanium nitride reactive dielectrics including tantalum pentoxide or aluminum doped tantalum pentoxide. Particularly preferred is the use of a stacked tantalum pentoxide dielectric system wherein silicon dioxide is first formed on silicon, followed by tantalum pentoxide, followed by another layer of silicon dioxide.

Respective thicknesses are about 10 to about 2 nm, about 5 to about 30 nm and about 10 to about 120 nm. Stacked tantalum pentoxide systems are described by P.K. Roy et al. in Appl. Phys. Letts., Vol. 72, No. 22, June 1, 1998, pp. 2835-37, incorporated herein by reference as if set forth in full.

One application for such a capacitor electrode is in memory, optionally embedded, having a transistor in contact with an interconnect plug 7 formed within a dielectric layer overlaying the transistor. In one embodiment, the memory comprises a capacitor located on the dielectric layer that contacts the interconnect. In this particular embodiment, the capacitor includes a capacitor electrode located on the interconnect, wherein the electrode comprises a conductive plug having titanium nitride on its sidewalls that has been encapsulated with an electrode material that is not titanium nitride. Tungsten may be used, but tungsten nitride (WN), tungsten silicide (WSi) and tungsten silicide nitride (WSiN) are preferred. Moreover, the thickness of the electrode material may, of course, vary depending on the design. However, in one particular embodiment, the electrode material may have a thickness ranging from about 10 nm to about 100 nm.

In the present invention, the capacitor in use will further include a capacitor dielectric located on the electrode material. For example, in one embodiment, the capacitor dielectric may be tantalum pentoxide. To form a metal-oxide-metal (MOM) capacitor requires a second

electrode located over the capacitor dielectric.

In another embodiment, a capacitor includes a conductive plug having titanium nitride thereon, including over the top of the plug, an electrode material layer and a capacitor dielectric. The electrode material layer serves as an electrode and to prevent contact of the dielectric 5 material with titanium nitride. In such embodiments, the electrode material layer may be comprised of tungsten, tungsten nitride, tungsten silicide and tungsten silicide nitride.

It is readily apparent that the present invention provides for use with an integrated circuit, an embedded memory having a transistor (not shown) in contact with an interconnect conductive plug formed within a dielectric layer overlaying the transistor. The embedded memory 10 comprises a capacitor of the present invention: an interconnect plug coated with a material to cover the titanium or titanium nitride, a dielectric and a top electrode located on the dielectric layer, the interconnect plug also providing connection with a transistor.

**What is claimed is:**

1. A capacitor comprising:
  - 5      a conductive plug comprising a top surface and exposed sidewalls, wherein the sidewalls comprise a layer selected from the group consisting of titanium and titanium nitride;
  - an electrode material layer over the conductive plug sidewalls, wherein the layer of electrode material is not titanium nor titanium nitride.
2. The capacitor of Claim 1, wherein the conductive plug is selected from the group consisting
  - 10     of tungsten, copper, aluminum and doped polysilicon.
3. The capacitor of Claim 1, wherein the electrode material layer is selected from the group consisting of tungsten, tungsten nitride, tungsten silicide, tungsten silicide nitride and mixtures thereof.
4. The capacitor of Claim 1, further comprising a capacitor dielectric over the electrode.
  - 15     5. The capacitor of Claim 1, further comprising a capacitor dielectric over the electrode, wherein the capacitor dielectric is reactive with titanium nitride or titanium.
  6. The capacitor of Claim 1, further comprising a tantalum pentoxide capacitor dielectric over the electrode.
  7. The capacitor of Claim 1, wherein the thickness of the electrode material layer ranges from
    - 20     about 10 nm to about 100 nm.
  8. The capacitor of Claim 1, further comprising a layer of capacitor dielectric that is reactive with titanium nitride or titanium, and a second electrode.

9. A capacitor comprising:

a conductive plug comprising a top surface and exposed sidewalls, wherein the sidewalls comprise a layer selected from the group consisting of titanium and titanium nitride, wherein the conductive plug is selected from the group consisting of tungsten, copper, aluminum and doped polysilicon;

an electrode material layer over the conductive plug sidewalls, wherein the electrode material layer is selected from the group consisting of tungsten, tungsten nitride, tungsten silicide, tungsten silicide nitride and mixtures thereof.

10. The capacitor of Claim 9, further comprising a capacitor dielectric over the electrode,  
10 wherein the capacitor dielectric is reactive with titanium nitride or titanium.

11. The capacitor of Claim 9, further comprising a tantalum pentoxide capacitor dielectric over the electrode.

12. The capacitor of Claim 9, wherein the thickness of the electrode material layer ranges from about 10 nm to about 100 nm.

15 13. A capacitor comprising the capacitor of Claim 9, a layer of capacitor dielectric that is reactive with titanium nitride or titanium, and a second electrode

14. A method for fabricating a capacitor, comprising the steps of:

forming a trench in a substrate;

20 forming a layer of a first material selected from the group consisting of titanium and titanium nitride in the trench;

filling the trench with a conductive material to form a plug;

planarizing the substrate;  
 patterning the substrate to expose the first material;  
 forming an electrode material layer over the substrate; and  
 patterning the electrode material layer, whereby the first material is substantially  
 5 encapsulated by the electrode material layer.

15. The method as recited in Claim 14, wherein the substrate is selected from the group consisting of silicon and silicon dioxide.
16. The method as recited in Claim 14, wherein the conductive material is selected from the group consisting of tungsten, aluminum alloys and doped polysilicon.
- 10 17. The method as recited in Claim 14, wherein the electrode material is selected from the group consisting of tungsten, tungsten nitride, tungsten silicide, tungsten silicide nitride and mixtures thereof.
18. The method as recited in Claim 14, further comprising the step of forming a capacitor dielectric over the electrode material, wherein the capacitor dielectric is reactive with titanium nitride or titanium.
- 15 19. The method as recited in Claim 14, further comprising the step of forming a tantalum pentoxide capacitor dielectric over the electrode material.
20. The method as recited in Claim 14, wherein the thickness of the electrode material layer ranges from about 10 nm to about 100 nm.
- 20 21. A capacitor fabricated by the method of claim 14, comprising a layer of capacitor dielectric that is reactive with titanium nitride or titanium, and a second electrode.

22. A method for fabricating a capacitor, comprising the steps of:

forming a trench in a substrate, wherein the substrate is selected from the group consisting of silicon and silicon dioxide;

forming a layer of titanium in the trench;

5 forming titanium nitride over the titanium;

filling the trench with a conductive material to form a plug, wherein the conductive material is tungsten;

planarizing the substrate;

patterning the substrate to expose the titanium nitride of the plug;

10 forming an electrode material layer over the substrate, wherein the electrode material is selected from the group consisting of tungsten, tungsten nitride, tungsten silicide, tungsten silicide nitride and mixtures thereof; and

patternning the electrode material layer, whereby the titanium nitride is substantially encapsulated by the electrode material.

15 23. A method for fabricating a capacitor, comprising the steps of:

forming a trench in a substrate, wherein the substrate is selected from the group consisting of silicon and silicon dioxide;

forming a layer of titanium nitride in the trench;

filling the trench with a conductive material to form a plug, wherein the conductive 20 material is selected from the group consisting of tungsten, aluminum and doped polysilicon;

planarizing the substrate;

patterning the substrate to expose the titanium nitride of the plug;

forming an electrode material layer over the substrate, wherein the electrode material is selected from the group consisting of tungsten, tungsten nitride, tungsten silicide, tungsten 25 silicide nitride and mixtures thereof; and

patterning the electrode material layer, whereby the titanium nitride is substantially encapsulated by the electrode material.



The  
Patent  
Office



Application No: GB 0000739.3  
Claims searched: All

Examiner: Matthew Lincoln  
Date of search: 11 May 2000

Patents Act 1977  
Search Report under Section 17

Databases searched:

UK Patent Office collections, including GB, EP, WO & US patent specifications, in:

UK Cl (Ed.R): H1K (KFLT, KFLX)

Int Cl (Ed.7): H01L 21/02, 21/334, 21/8242

Other: Online: EPODOC, JAPIO, WPI, INSPEC

Documents considered to be relevant:

Category	Identity of document and relevant passage	Relevant to claims
X	EP 0872880 A2 (SAMSUNG) Please see figures 4A to 4F and column 12 lines 26 to 51	1 at least
A	Applied Physics Letters, Vol. 74 no. 24, June 1999, Chang et al, "Thermal Stability of Ta <sub>2</sub> O <sub>5</sub> in metal-oxide-metal capacitor structures", pages 3705 to 3707, especially penultimate paragraph of page 3707.	

- |   |  |
|---|--|
| X Document indicating lack of novelty or inventive step   | A Document indicating technological background and/or state of the art   |
| Y Document indicating lack of inventive step if combined with one or more other documents of same category. | P Document published on or after the declared priority date but before the filing date of this invention.          |
| & Member of the same patent family  | E Patent document published on or after, but with priority date earlier than, the filing date of this application. |